I. INTRODUCTION
During the last decade, there have been many attempts to implement various systems on FPGA [1] [2] [3] . Higher integration of a system is required for FPGA implementation. One of the obstacles of full integration of a system on this board is that the input signal is in analog, while FPGAs are lacking in the analog domain section. In this case the integration of sigma delta ADC on FPGA solves this obstacle. However, the realization of sigma-delta ADC implementation on FPGA is based on the SDM integration on this board. SDM is basically an analog device which is used as the first block of sigma delta analog to digital converter (SD ADC). Although conventional SD ADCs were based on an active analog SDM followed by a digital filter but when FPGA implementation of a specified project arises, higher integration of circuit is the critical concern beside the mam objectives. Thus, the constitutive blocks of SDM should be replaced by their digital counterparts for FPGA implementation.
Surveying among published literatures for first order sigma delta modulator implementation on FPGA reveals that there are two possible topologies for SDM. In general both SDM topologies follow the same concept that is converting analog signal to PWM signal which is allowed to enter the FPGA for further digital signal processing. The distinction between two topologies is the architecture of mtegrator part. Studying literatures also unveil that apart from the topology, there are two ways for SDM integration on FPGA which are fully or partly integration. Fully implementation of SDM takes advantages of LVDS input buffer of FPGA 110 pm which performs as I-bit quantizer [4] [5] [6] . Partly implementation of SDM is observed in [7] [8] [9] and utilized off-chip comparator as I-bit quantizer. The disadvantage of partly implementation is that the maximum integration of SDM was not achieved.
In this paper, the full integration of 1 5 t order SDM on FPGA is investigated in both topologies. The simulation results were compared from the view point of error at the peak, permitted input voltage range and the quantization noise shaping. In order to mvestigate the harmonic suppression, the identical sinc2 filter was applied for both SDM topologies and the THD parameter was calculated in practice via pscope AC data collection and analysis software. A. First order SDM Topology I Figure 2 illustrates the SDM topology I (SDM topl) structure. SDM top I is the method used for modulator integration in FPGA in [4] [5] [6] 10] .
Sampling element : Eventually, in this method the difference between analog input signal and the analog conversion of PWM signal (V(DAC)) is integrated in integrator. Due to this, majority of the differences between both signals will be placed at higher frequencies, hence, result in quantization noise shaping. Thus, the structure of topology2 is a real SDM with noise shaping. Thus, the necessity of applying complex digital filter after SDM to compensate the noise inside interested band is eliminated.
III. SDM TOPOLOGyl VERSUS SDM TOPOLOGy2 SIMULATION RESULTS
In this section the comparison results between 1 5 1 order SDM top I and 1 5 1 order SDM top2 is presented in details.
A. Errors at the peak 
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Analog input signal The charges and discharges of integrator's capacitor make the output of integrator V(IS) to track the analog input voltage V(Input). One of the disadvantages of SOM topi is that the charges and discharges of the integrator are slowly at the peak.
Thus, it results in more error between the input signal and the integrated signal at the peaks. The error can be seen in Fig. 4(b) where the input sine wave signal of 3.3V peak-to-peak at 5 kHz and SOM output signal were simulated. The simulation shows that there is no symmetry in the constructed PWM signal in the positive peak signal and the negative peak signal.
It shows that the modulator is unable to accurately convert the input signal to PWM signal at the time domain range where there was slowly tracking of integrator trough input signal. 
D. Noise shaping
The main factor which is considered in SO modulator is quantization noise distribution. Operative Bandwidih Figure 9 . Noise shaping comparison for both SDM topologies Table 1 summarizes the comparison between SDM topl and SDM top2.
IV. CONCLUSION
In this paper SDM top2 was introduced as FPGA-based modulator with its maximum integration and it is compared with SDM topl. This topology results in eliminating the errors at the peak signal as well as increasing the input voltage range.
Also SDM top2 suppresses harmonic distortion and provides quantization noise shaping out of the operative bandwidth which improves the performance of SD ADC. Simulation results of both SDM topologies confirm the effectiveness of SDM top2.
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